

CLAIMS

1. A method of processing network security protocol data packets, comprising:
 - providing a cryptography processing architecture on a chip;
 - passing non-pre-padded network security protocol data for both authentication and cryptography operations from a source to said chip;
 - conducting, in hardware, authentication and encryption, operations on the network security protocol data; and
 - passing the crypto-processed network security protocol data from said chip to said source;wherein said non-pre-padded network security protocol data is passed between said chip and said source in a single pass.
2. The method of claim 1, wherein said network security protocol is SSL (v3).
3. The method of claim 1, wherein said network security protocol is TLS.
4. The method of claim 1, further comprising simultaneously with conducting the cryptography operations on the data, pre-loading network security protocol data from a second non-pre-padded network security protocol packet onto the chip.
5. The method of claim 4, further comprising simultaneously with conducting the encryption operations on the data, conducting, in hardware, authentication operations

19 on the network security protocol data from the second network security protocol
20 packet.

21 6. The method of claim 1, wherein said conducting, in hardware, authentication
22 and encryption operations on the non-pre-padded network security protocol data
23 comprises conducting padding and alignment operations on the chip.

24 7. The method of claim 6, wherein said calculation of a pad length for padding
25 operations is conducted by a pad engine component of the chip architecture.

26 8. The method of claim 1, wherein said conducting, in hardware, authentication
27 and encryption operations on the network security protocol data comprises feeding
28 back a MAC value calculated during authentication operations for processing in the
29 encryption operations.

30 9. The method of claim 1, wherein said encryption operations further include
31 decryption operations.

32 10. The method of claim 9, wherein conducting, in hardware, authentication and
33 decryption operations on the network security protocol data comprises feeding back
34 decrypted data for processing in the authentication operations.

35 11. A cryptography accelerator chip architecture, comprising:

36 an authentication component;

37 an encryption component; and

57 a PCI bus connecting said front end data source to a cryptography accelerator
58 chip architecture, said architecture having,

59 an encryption component;

60 an authentication component, and

61 a pad engine computing and outputting pad length and pad to said encryption
62 component.

63 19. The system of claim 18, wherein said front end data source comprises:

64 one or more network interfaces;

65 a processor connected with said interfaces;

66 a memory connected with said processor; and

67 a bridge and memory controller connected with said processor and memory.

68 20. The system of claim 18, wherein said chip resides on an expansion card.

69 21. The system of claim 18, wherein said architecture is configured to process
70 network security protocol packets.

71 22. The system of claim 18, wherein said authentication component comprises an
72 alignment block, an authentication data input buffer, and an authentication engine.

73 23. The system of claim 18, wherein said encryption component comprises an
74 alignment block, an encryption data input buffer, and an encryption engine.

75 24. The system of claim 18, wherein said network security protocol is SSL (v3).

76 25. The system of claim 18, wherein said network security protocol is TLS.

77

[illegible]